Overcoming DDR5 Simulation Challenges

Thu. January 31| 8:00 AM - 8:45 AM | Ballroom F

Pass Type: 2-Day Pass, All Access Pass, Alumni All Access Pass

Track: 04. System Co-Design: Modeling, Simulation & Measurement Validation

Audience Level: Intermediate

Session Type: Technical Session

Description: The DDR5 standard introduces several challenges to simulating link performance completely and efficiently. Dual DIMM applications require DFE to decipher reflections to hit bit rates of 4400Mbps and higher. During Writes, unmatched DQS and DQ delays, remove beneficial jitter tracking and complicate eye capture in simulation. Finally, the interface must be characterized to a BER of 1E-16. All of this occurs in a highly nonlinear environment dominated by single-ended SSO events. This paper demonstrates an efficient DDR5 simulation methodology capturing SSO timing impacts and DFE effects in a statistical simulator, allowing characterization at low BER.

Takeaway: Methodology to capture non-linear timing impacts from SSO in a statistical simulator.
Better understanding of DDR5 requirements
Inclusion of DFE effects in a statistically generated eye pattern.
Realistic inclusion of simulated results in a DDR5 timing budget.


John Ellis

John Ellis

Principal Engineer

Synopsys, Inc.

Role: Speaker